

ŒU

Low

GDMA.channel#0

Low

GDMA channel #2

Low

ŒU

Low




FIG.3B (PRIOR ART) 394




FIG.3C (PRIOR ART)







FIG.3D (PRIOR ART)













FIG.7







FIG.9


		External bus master	System bus master	
	No request REQ 1: 01 = 2' b00	External bus only REQ 1: 01 = 2' b10	System bus only REQ 1: 0] = 2 b01	Both buses REQ 1: 01 = 2' b11
DRAM refresh	. 0	. 0	×	X
ŒU	0	X	0	0
DDMA block	0	X	0	0
CDMA channel	0	0	0	0
External device	0	0	. X	X

FIG.11

Classification of set	🛭 enent	
Set of functional blocks making a system bus request (system bus master, S)	CPU, DDMA block, and GDMA block	
Set of functional blocks making an external bus request (E)	DRAMirefresh controller, CPU, DDMA block, GDMA channel, and external device	
Set of functional blocks making only a system bus request (SO	ŒU	
Set of functional blocks making only an external bus request (FO.	DRAM refresh controller, CDMA channel, and external device	
Set of functional blocks making a request for both system bus and external bus (ES)	CPU, DDMA block, and GDMA channel	
Set of functional blocks making requests for a system bus or an external bus (A)	DRAM refresh controller, CPU, DDMA block, GDMA channel, and external device	

FIG.10









FIG.14






FIG.16




FIG.17

Item	Probability that element having bus ownership performs operation			Busutilization
	⊟ ement of set EO	Element of set ES	⊟ ement of set SO	,
Exclusive bus arbitration	$\frac{1}{n(A)}$	$\frac{1}{n(A)}$	$\frac{1}{n(A)}$	$\frac{n(EO) + 2n(EO) + n(SO)}{2n(A)}$
H erarchical bus arbitration	$\frac{n(ES) + 2n(SO)}{2n(S)n(EO)}$	$\frac{1}{2n(S)}$	1 n(S)	4n(SO) + 3n(ES) 4n(S)
Present i nvent i on	$\frac{n(EO) + n(SO)}{n(A)n(EO)}$	$\frac{1}{n(A)}$	$\frac{n(EO) + n(SO)}{n(A)n(SO)}$	1